BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//Memento EPFL//
BEGIN:VEVENT
SUMMARY:Title: Measuring\, Modeling and Enhancing Power-Line Communication
 s
DTSTART:20160113T100000
DTEND:20160113T120000
DTSTAMP:20260509T123516Z
UID:a3ec6fbb8037e83f14066f56248a273f3b9f59184819dd9c9b82aca7
CATEGORIES:Conferences - Seminars
DESCRIPTION:Christina Vlachou\, EPFL\nAbstract:\nPower-line communication 
 (PLC) is a technology that has become increasingly popular in recent years
 \, as it provides easy and high-throughput connectivity in residential and
  enterprise networks. IEEE has standardized PLC with the 1901 standard\, a
 nd the HomePlug Alliance certifies products and provides specifications fo
 r different data-rates and applications. Furthermore\, tens of vendors off
 er hybrid solutions with both Wi-Fi and PLC\, thus yielding an extended co
 verage and relieving congestion in the network.\nDespite its commercial su
 ccess and wide adoption\, PLC has received far too little attention from t
 he research community. Two of the main reasons for this lack of research a
 re the proprietary nature of the technology and the protocols' complexity.
  We overcome these barriers and build the foundations for understanding\, 
 evaluating\, measuring\, exploiting and boosting PLC performance. In this 
 talk\, I will first explore spatio-temporal variations of PLC and I will p
 ropose systematic guidelines for PLC link-metric estimation. Second\, I wi
 ll explore PLC performance in multi-user scenarios. I will justify the des
 ign choices of the MAC layer\, which includes a CSMA/CA protocol similar t
 o that of Wi-Fi\, but much more complex. I will introduce a model for anal
 yzing and boosting throughput for best-effort applications. Then\, I will 
 unveil that the PLC CSMA/CA is more efficient than that of Wi-Fi\, but thi
 s efficiency comes at a cost: PLC is short-term unfair\, thus introducing 
 high jitter. In particular\, there exists a tradeoff between throughput an
 d jitter in PLC multi-user settings. I will provide configuration guidelin
 es for tuning this tradeoff for delay-sensitive applications.Biography:\nC
 hristina is a final-year PhD candidate in the Laboratory for Communication
 s and Applications at EPFL\, advised by Patrick Thiran. Her research is fo
 cused on enhancing both performance and reliability of network systems. To
  this end\, she designs practical algorithms and bridges diverse technolog
 ies\, such as wireless and power-line communications. She adopts a multidi
 sciplinary approach that combines analytical tools\, simulators\, and netw
 ork testbeds. Her work on PLC has received the best paper runner-up award 
 at the IEEE ICNP 2014 conference. She has a broad range of research intere
 sts including wireless and mobile communications\, multi-user performance\
 , design of heterogeneous networks\, and Internet-of-Things protocols and 
 architecture.\nDuring her PhD\, she interned at Marvell and Qualcomm. At Q
 ualcomm\, she worked on the upcoming IEEE 802.11ax Wi-Fi standard. She als
 o won an award at the “HackMobile” sixteen-hour intern hackathon for c
 reating augmented-reality mobile applications. She received her diploma in
  Electrical and Computer Engineering\, in 2011\, and the Papakyriakopoulos
  Award for excellence in Mathematics\, in 2007\, both from National Techni
 cal University of Athens.
LOCATION:BC 410 https://plan.epfl.ch/?room==BC%20410
STATUS:CONFIRMED
END:VEVENT
END:VCALENDAR
