BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//Memento EPFL//
BEGIN:VEVENT
SUMMARY:ABC: Industrial-Strength Academic Tool for Logic Synthesis and For
 mal Verification
DTSTART:20120307T164500
DTSTAMP:20260510T131433Z
UID:24df2e2387c010daba5fef44215571cde87db6bfcf40e99cf1f7736f
CATEGORIES:Conferences - Seminars
DESCRIPTION:Alan Mishchenko\, University of California\, Berkeley\nThis ta
 lk summarizes a decade of working for industry in academia as part of Berk
 eley Verification and Synthesis Research Center (BVSRC) at UC Berkeley\, w
 here we are developing a public-domain system for logic synthesis and form
 al verification called ABC\, which is widely used by both design houses an
 d CAD tool companies. ABC combines scalable logic transformations based on
  And-Inverter Graphs (AIGs)\, with a variety of innovative algorithms\, im
 plemented with attention to detail such as runtime and memory usage\, resu
 lting in the industrial-strength code. Recognizing and exploiting synergy 
 of sequential synthesis and sequential verification leads to improvements 
 in both domains.
LOCATION:INF328
STATUS:CONFIRMED
END:VEVENT
END:VCALENDAR