BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//Memento EPFL//
BEGIN:VEVENT
SUMMARY:Address Translation without TLBs
DTSTART:20210622T090000
DTEND:20210622T110000
DTSTAMP:20260407T034505Z
UID:c4ee6a42c400bb1d09b08fd211183bf5532b597d89fb2627c2ddc5d2
CATEGORIES:Conferences - Seminars
DESCRIPTION:Yuanlong Li\nEDIC candidacy exam\nexam president: Prof. James 
 Larus\nthesis advisor: Prof. Babak Falsafi\nco-examiner: Prof. Sanidhya Ka
 shyap\n\nAbstract\nPage-based virtual memory is widely used in modern comp
 uter systems. The hardware implements the virtual memory functionality by 
 performing the virtual-to-physical address translations\, which are accele
 rated by the Translation Lookaside Buffers (TLBs). Nevertheless\, with the
  unprecedented capacity of the cache hierarchies of emerging big-memory sy
 stems\, the TLBs cease to provide the required performance benefits becaus
 e they fail to cover the application's working set. The TLBs cannot scale 
 with the cache hierarchies due to the hardware constraints and latency req
 uirements\, leading to the TLB scalability issue. Our goal is to solve the
  TLB scalability issue by designing a scalable address translation scheme 
 without TLBs.\nIn this proposal\, we discuss three existing works that try
  to address the TLB scalability issue. First\, we show that the address tr
 anslation can be deferred until accessing the memory by adopting virtual c
 ache and intermediate address space. Performing the address translation wi
 thin the cache hierarchies helps in removing TLBs from the system. Then we
  illustrate the benefit of transparent large pages in improving the TLB co
 verage. Finally\, we discuss how exploiting application-level semantics ca
 n result in a scalable TLB-free address translation scheme and our follow-
 up works to enhance the scheme.\n\nBackground papers\n1. DA Wood et al: A
 n in-cache address translation mechanism\nhttps://dl.acm.org/doi/abs/10.11
 45/17356.17398\n2. L Zhang et al: Enigma: architectural and operating syst
 em support for reducing the impact of address translation\nhttps://dl.acm.
 org/doi/abs/10.1145/1810085.1810109\n3. S Gupta et al: Rebooting Virtual M
 emory with Midgard (accepted to appear at ISCA '21)\n https://infoscience
 .epfl.ch/record/285466/files/midgard.pdf\n 
LOCATION:
STATUS:CONFIRMED
END:VEVENT
END:VCALENDAR
