BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//Memento EPFL//
BEGIN:VEVENT
SUMMARY:Phd Public Defense (of Fatih Balli)
DTSTART:20210722T180000
DTEND:20210722T220000
DTSTAMP:20260427T200806Z
UID:fe9b8a94b6fc1a2d7d8563b71eaf75e223a66a25031cfef00c999fc4
CATEGORIES:Miscellaneous
DESCRIPTION:Fatih Balli\nIf you are planning to attend the apero after the
  talk\, we kindly request you to fill in the doodle (for organizational pu
 rposes):\nhttps://doodle.com/poll/qcnmfv3i5ampsyi4\n\nAbstract:\n\nMost of
  the cryptographic protocols that we use frequently on the internet are de
 signed in a fashion that they are not necessarily suitable to run in const
 rained environments. Applications that run on limited-battery\, with low c
 omputational power\, or area constraints\, therefore requires the new desi
 gns as well as improved implementations of cryptographic primitives\, henc
 e emerges the field lightweight cryptography.\n\nIn this thesis\, we contr
 ibute to this effort in few separate directions\, in particular regarding 
 block ciphers and block-cipher-based authentication scheme implementations
  as application-specific integrated circuits (ASIC).\n\nFirst\, we look at
  optimizations that can be achieved at higher level. In particular\, we sh
 ow that the complete AES family (with varying key sizes 128\, 192 and 256)
  can be realized as combined lightweight circuit\, in a manner that shares
  the storage elements in order to save up silicon area.\n\nSecondly\, we c
 ontribute in the evaluation of a new design paradigm of fork cipher. We lo
 ok at how much lightweight efficiency can be gained with this new AEAD des
 ign approach\, by implementing ForkAES both in round-based and byte-serial
  implementations. Our comparison with respect to silicon area and energy c
 onsumption provides useful insights into AEAD design process.
LOCATION:CO 2 https://epfl.zoom.us/j/62315564369?pwd=QVZtczNqQmM4OEt5bGE3b
 GlsTG1YZz09
STATUS:CONFIRMED
END:VEVENT
END:VCALENDAR