Pinhole Processing in the Multicore and Post-Multicore Eras
![Thumbnail](/static/img/default.jpg)
Event details
Date | 23.04.2009 |
Hour | 15:00 |
Speaker | Prof. Douglas C. Burger |
Location | |
Category | Conferences - Seminars |
Power efficiency has constrained the growth of single-threaded performance, but will soon also constrain the scaling of multicore chips. In this talk, I will project how Moore's Law will affect multicore designs, and show that energy efficiency will determine the number of cores that we can fit on a chip, leading to a model that I call "pinhole processing." I will describe the TFlex microarchitecture, a class of ultra-adaptive EDGE-based cores that can enable dynamic heterogeneity through composability, subsuming many of the heterogeneous multicore design points. Finally, I will offer some thoughts on what comes after multicore.
Bio: Doug Burger is a Principal Researcher and Manager of the Computer Architecture Group at Microsoft Research. He is currently on leave from the University of Texas at Austin, where he is a Professor of Computer Sciences and Electrical & Computer Engineering, and where he co-ran the TRIPS project, which developed EDGE architectures and NUCA memory systems. His research interests are in computer architecture, power-efficient computing, novel computing technologies, and compilers. He received the ACM Maurice Wilkes Award in 2006, was named an ACM Distinguished Scientist in 2008, and is Chair of ACM SIGARCH.
Douglas C. Burger's homepage
Practical information
- General public
- Free