Building Chips Faster: Hardware-Compiler Co-Design for Accelerated RTL Simulation
Thesis Director: Prof. J. R. Larus,
Computer and Communication Sciences doctoral program
Thesis Nr. 8990
To take part in the public defense, please contact directly the speaker
Practical information
- General public
- Free
Contact
- Sahand KASHANI-AKHAVAN